Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision		 Previous revision
Last revisionBoth sides next revision
doku:vsc3_architecture [2015/01/22 13:41] – irdoku:vsc3_architecture [2016/05/12 14:00] – jz
Line 3: Line 3:
 {{ :doku:vsc3:topo.png?700 |}} {{ :doku:vsc3:topo.png?700 |}}
  
-**Figure 1**: Architecture of a 64 GB node on VSC 3: on each socket, the cores are numbered from 0-7. The PU P#x number tells how the processing units are named in the VSC 3 system. Since hyper-threading is active, there are two threads for every core. Each machine has 2 infiniband interfaces, each of them part of a NUMA node.+**Figure 1**: Architecture of a 64 GB node on VSC 3: on each socket, the cores are numbered from 0-7. The PU P#x number tells how the processing units are named in the VSC 3 system. Since hyperthreading is active, there are two threads for every core. Each machine has 2 infiniband interfaces, each of them part of a NUMA node. (graphic from lstopo)