Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
| doku:vsc3_architecture [2015/01/22 13:41] – ir | doku:vsc3_architecture [2021/05/13 17:59] (current) – removed goldenberg | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| - | ====== VSC 3 architecture ====== | ||
| - | {{ : | ||
| - | |||
| - | **Figure 1**: Architecture of a 64 GB node on VSC 3: on each socket, the cores are numbered from 0-7. The PU P#x number tells how the processing units are named in the VSC 3 system. Since hyper-threading is active, there are two threads for every core. Each machine has 2 infiniband interfaces, each of them part of a NUMA node. | ||